hi every1 i'm converting SystemC to verilog through FLEX, can anybody suggest me how to hand nested loops and disable block. thanx regards vikas